

What is claimed is:

1. A method for manufacturing a flexible MEMS transducer, comprising:
 - forming a sacrificial layer on a flexible substrate;
 - sequentially depositing a membrane layer, a lower electrode layer, an active layer, and an upper electrode layer on the sacrificial layer by plasma enhanced chemical vapor deposition (PECVD);
 - sequentially patterning the upper electrode layer, the active layer, and the lower electrode layer;
 - depositing an upper protective layer to cover the upper electrode layer, the lower electrode layer, and the active layer;
 - patterning the upper protective layer to be connected to the lower electrode layer and the upper electrode layer, and then depositing a connecting pad layer and patterning the connecting pad layer to form a first connecting pad to be connected to the lower electrode layer and a second connecting pad to be connected to the upper electrode layer; and
 - patterning the membrane layer to expose the sacrificial layer and removing the sacrificial layer.

2. The method as claimed in claim 1, wherein the substrate is formed of a flexible high molecular material.

3. The method as claimed in claim 1, wherein the substrate is formed of a material selected from the group consisting of polymer, polyimide, and metallic thin film.

4. The method as claimed in claim 1, further comprising:
forming a lower protective layer by depositing either silicon nitride or silicon oxide on the flexible substrate, before depositing the sacrificial layer on the flexible substrate.

5. The method as claimed in claim 4, wherein the lower protective layer is formed by either PECVD or sputtering.

6. The method as claimed in claim 5, wherein the lower protective layer is formed at a temperature of less than about 400 °C.

7. The method as claimed in claim 4, wherein the lower protective layer has a thickness of less than about 10 μm .
8. The method as claimed in claim 1, wherein forming the sacrificial layer is performed by coating a polyimide layer on the substrate and patterning the coated polyimide layer by either a wet etching or a dry etching in accordance with a configuration of the membrane layer.
9. The method as claimed in claim 1, wherein the sacrificial layer is formed to a thickness of less than about 10 μm .
10. The method as claimed in claim 1, wherein the membrane layer is formed of silicon nitride.
11. The method as claimed in claim 1, wherein the membrane layer is deposited using PECVD.

12. The method as claimed in claim 1, wherein the membrane layer has a thickness of less than about 5 μm .

13. The method as claimed in claim 1, wherein patterning the membrane layer is performed by a dry etching.

14. The method as claimed in claim 1, wherein the upper electrode layer and the lower electrode layer are formed of a material selected from the group consisting of metals and electrically conductive polymers.

15. The method as claimed in claim 1, wherein the first connecting pad and the second connecting pad are formed of a material selected from the group consisting of metals and electrically conductive polymers.

16. The method as claimed in claim 1, wherein the lower electrode layer has a thickness of between about 0.01 μm to 5 μm .

17. The method as claimed in claim 1, wherein the upper electrode layer has a thickness of between about 0.01 μm to 5 μm .
18. The method as claimed in claim 1, wherein the active layer is formed by depositing a piezopolymer on the lower electrode layer.
19. The method as claimed in claim 18, wherein the piezopolymer is deposited by either a spin coating and an evaporation.
20. The method as claimed in claim 18, wherein the piezopolymer is selected from the group consisting of PVDF, PVDF-TrEF, TrEF, Polyurea, polyimide and Nylon.
21. The method as claimed in claim 1, wherein the active layer is formed to a thickness of between about 1 μm to 10 μm .
22. The method as claimed in claim 1, wherein the active layer has a resonance frequency of between about 1 Hz to 100 kHz.

23. The method as claimed in claim 1, wherein the active layer has a length of between about 50 μm to 1000 μm .
24. The method as claimed in claim 1, wherein patterning the active layer is performed by either a wet etching or a dry etching.
25. The method as claimed in claim 1, wherein the upper protective layer is formed of either silicon nitride or silicon oxide.
26. The method as claimed in claim 1, wherein the upper protective layer has a thickness of between about 1 μm to 10 μm .
27. The method as claimed in claim 1, wherein the upper protective layer is deposited using PECVD.
28. The method as claimed in claim 1, wherein patterning the upper protective layer is performed by either a wet etching or a dry etching.